Already a subscriber?
MADCAD.com Free Trial
Sign up for a 3 day free trial to explore the MADCAD.com interface, PLUS access the
2009 International Building Code to see how it all works.
If you like to setup a quick demo, let us know at support@madcad.com
or +1 800.798.9296 and we will be happy to schedule a webinar for you.
Security check
Please login to your personal account to use this feature.
Please login to your authorized staff account to use this feature.
Are you sure you want to empty the cart?
BS EN 16603-20-20:2018 Space engineering. Electrical design and interface requirements for power supply, 2019
- undefined
- 1 Scope
- 2 Normative references
- 3 Terms, definitions and abbreviated terms [Go to Page]
- 3.1 Terms from other standards
- 3.2 Terms specific to the present standard
- 3.3 Abbreviated terms
- 3.4 Nomenclature
- 4 Principles [Go to Page]
- 4.1 General
- 4.2 Standard assumptions
- 5 Requirements [Go to Page]
- 5.1 Reference power bus specifications
- 5.2 Functional/Source interface requirements [Go to Page]
- 5.2.1 LCL/HLCL class [Go to Page]
- 5.2.1.1 LCL/HLCL class
- 5.2.2 RLCL class [Go to Page]
- 5.2.2.1 RLCL class
- 5.2.3 Current limitation section [Go to Page]
- 5.2.3.1 Range
- 5.2.3.2 Switch element, position
- 5.2.3.3 Current sensing element, position
- 5.2.3.4 Current limitation, LCL rating
- 5.2.3.5 Current limitation, RLCL derating
- 5.2.4 Trip-off section [Go to Page]
- 5.2.4.1 Range
- 5.2.5 UVP section [Go to Page]
- 5.2.5.1 Provision
- 5.2.5.2 Unregulated bus case
- 5.2.5.3 Centralised protection
- 5.2.6 Telecommand section features [Go to Page]
- 5.2.6.1 Commandability
- 5.2.6.2 Retrigger function
- 5.2.6.3 Retrigger ENABLE
- 5.2.6.4 Retrigger DISABLE
- 5.2.7 Conditions at start-up/ switch-off [Go to Page]
- 5.2.7.1 Auto ON
- 5.2.7.2 Auto OFF
- 5.2.7.3 LCL start-up with an internal failure
- 5.2.7.4 LCL status at start-up
- 5.2.7.5 LCL start-up on SC 1
- 5.2.7.6 LCL start-up on SC 2
- 5.2.7.7 Switch-off
- 5.2.8 Telemetry section [Go to Page]
- 5.2.8.1 LCL status
- 5.2.8.2 Current telemetry
- 5.2.8.3 Current telemetry, full scale reading
- 5.2.8.4 Current telemetry, linearity and accuracy
- 5.2.8.5 Current telemetry, offset
- 5.2.8.6 Current telemetry, reading at zero current
- 5.2.8.7 Current telemetry, verification
- 5.2.9 Status section [Go to Page]
- 5.2.9.1 LCL status under failed conditions
- 5.2.10 Repetitive overload [Go to Page]
- 5.2.10.1 LCL case
- 5.2.10.2 RLCL case
- 5.2.11 Reverse current tolerance [Go to Page]
- 5.2.11.1 Reverse current tolerance
- 5.2.12 Parallel connection [Go to Page]
- 5.2.12.1 LCLs in parallel
- 5.2.12.2 LCLs in parallel and current sharing
- 5.2.12.3 LCLs in parallel and trip-off
- 5.2.12.4 LCLs in parallel and ON/OFF command
- 5.2.12.5 LCLs in parallel and current telemetry
- 5.2.13 Switching options [Go to Page]
- 5.2.13.1 No additional switching capability
- 5.2.13.2 No additional switching capability, negligible load power consumption mode
- 5.2.13.3 Additional switching capability
- 5.2.13.4 Additional switching capability, location of additional switch
- 5.2.13.5 Additional switching capability, UVP acting on additional switch
- 5.2.14 LCL Switch dissipative failure [Go to Page]
- 5.2.14.1 Steady state condition
- 5.2.14.2 Transient condition
- 5.2.14.3 Local protection
- 5.2.15 Loss of LCL lines [Go to Page]
- 5.2.15.1 Loss of LCL lines
- 5.2.16 Noise immunity [Go to Page]
- 5.2.16.1 General
- 5.2.16.2 Verification
- 5.2.17 Output impedance envelope, when in limitation [Go to Page]
- 5.2.17.1 Value
- 5.2.17.2 Verification
- 5.2.18 Noise immunity feature [Go to Page]
- 5.2.18.1 RLCL spurious switch-off
- 5.2.18.2 RLCL spurious effects
- 5.2.19 Output LCL load (Input load characteristic) [Go to Page]
- 5.2.19.1 Load inductance
- 5.2.19.2 Load capacitance
- 5.3 Functional/Load interface requirements [Go to Page]
- 5.3.1 Nominal feature [Go to Page]
- 5.3.1.1 Load behaviour
- 5.3.2 Switch-on [Go to Page]
- 5.3.2.1 Load behaviour 1
- 5.3.2.2 Load behaviour 2
- 5.3.2.3 Input filter charging
- 5.3.3 LCL switch dissipative failure [Go to Page]
- 5.3.3.1 Steady state condition, load
- 5.3.4 Load test condition [Go to Page]
- 5.3.4.1 Load test condition
- 5.3.5 User UVP at bus input side [Go to Page]
- 5.3.5.1 User UVP at bus input side
- 5.4 Performance/Source interface requirements [Go to Page]
- 5.4.1 Overall requirements [Go to Page]
- 5.4.1.1 Current overshoot
- 5.4.1.2 Reverse current tolerance
- 5.4.1.3 Leakage current
- 5.4.1.4 Time interval between successive ON commands
- 5.4.2 Start-up/Switch-off requirements [Go to Page]
- 5.4.2.1 Start-up current rate
- 5.4.2.2 Switch-off current rate
- 5.4.2.3 Load input filter charge time
- 5.4.2.4 Output, auto start OFF, amplitude
- 5.4.2.5 Output, auto start OFF, duration
- 5.4.3 UVP [Go to Page]
- 5.4.3.1 Switch-off threshold, regulated bus
- 5.4.3.2 Switch-off threshold, unregulated bus
- 5.4.3.3 UVP noise immunity
- 5.4.3.4 UVP noise immunity, verification
- 5.4.3.5 UVP hysteresis
- 5.4.4 Switch-on capability [Go to Page]
- 5.4.4.1 Enable ON threshold Voltage, regulated bus
- 5.4.4.2 Enable ON threshold Voltage, unregulated bus
- 5.4.4.3 Switch-on response time, value
- 5.4.4.4 Switch-on response time, verification
- 5.4.5 Voltage drop [Go to Page]
- 5.4.5.1 Voltage drop
- 5.4.6 Stability [Go to Page]
- 5.4.6.1 Frequency domain, phase margin
- 5.4.6.2 Frequency domain, gain margin
- 5.4.6.3 Time domain, transient from non-limiting mode to current limitation mode
- 5.4.6.4 Time domain, start-up transient to current limitation mode
- 5.4.7 Current Telemetry, accuracy [Go to Page]
- 5.4.7.1 Current Telemetry, accuracy
- 5.4.8 Current Telemetry, offset [Go to Page]
- 5.4.8.1 Current Telemetry, offset
- 5.4.9 Retrigger interval [Go to Page]
- 5.4.9.1 Retrigger interval
- 5.4.10 dI/dt limit on retrigger ON edge [Go to Page]
- 5.4.10.1 dI/dt limit on retrigger ON edge
- 5.4.11 dI/dt limit on retrigger OFF edge [Go to Page]
- 5.4.11.1 dI/dt limit on retrigger OFF edge
- 5.4.12 Status, accuracy [Go to Page]
- 5.4.12.1 Nominal condition
- 5.5 Performance/Load interface requirements [Go to Page]
- 5.5.1 Load reverse current [Go to Page]
- 5.5.1.1 Avoidance
- 5.5.1.2 Reinjection current
- 5.5.2 Load characteristic [Go to Page]
- 5.5.2.1 Maximum inductance
- 5.5.2.2 Maximum capacitance
- 5.5.2.3 Load impedance envelope
- 5.5.3 Source-load characteristic [Go to Page]
- 5.5.3.1 Source-load impedance phase margin
- 5.5.3.2 Source-load impedance gain margin
- 5.5.4 Start-up surge input current [Go to Page]
- 5.5.4.1 Start-up surge input current
- 5.5.5 Internal load Input current limitation [Go to Page]
- 5.5.5.1 Internal load Input current limitation [Go to Page]